This paper presents a novel architecture of high-order single-stage sigma-delta (ΣΔ) converter for sensor measurement. The two-step quantization technique was utilized to design a novel architecture of ΣΔ modulator. The time steps are interleaved to achieve resolution improvement without decreasing of conversion speed. This technique can be useful for low oversampling ratio. The novel architecture was designed to obtain high dynamic range of input signal, high signal-to-noise ratio and high reliability. The proposed architecture of switched-capacitor (SC) ΣΔ modulator was simulated with blocks containing nonidealities, such as sampling jitter, noise, and operational amplifier parameters (white noise, finite dc gain, finite bandwidth, slew rate and saturation voltages). The novel architecture of SC ΣΔ modulator with two-step quantization process was designed and simulated in MATLAB SIMULINK.
INTRODUCTION
High-resolution analog-to-digital conversion based on Σ∆ modulation has become commonplace in many measurement applications including audio, seismic, biomedical and harsh environment sensing. Σ∆ methods incorporating oversampling and noise shaping provide improved resolution over Nyquistrate conversion methods by trading component accuracy for time. However, this AD converter architecture requires both filtering and downsampling of the oversampled signal, or decimation filtering (Norsworthy et al., 1997) .
The ΣΔ modulation relies on oversampling, which means that all operations, like an integration AD and DA conversion, have to be performed within roughly the same time. If any operation takes significantly longer time than others, it will limit the speed, and consequently dynamic range. ΣΔ modulators can be implemented either with continuous-time or with sampled-data techniques. The most popular approach is based on a sampleddata solution with SC implementation. For this reason, we will focus on the case of SC modulators in this paper. In fact, SC modulators can be efficiently realized in standard CMOS technology and included in complete mixed-signal systems without any performance degradation.
In the design of a high-performance SC modulator, two main issues have to be addressed by the designers. 1) Which is the best architecture to fulfill the application requirements?
2) For a given architecture, which are the requirements for the building blocks?
MODULATOR TOPOLOGY
Proposed Architecture. New proposed architecture of sigma-delta modulator is derived from CIDIDF second order sigma-delta modulator (Fig. 1) . Multibit ΣΔ modulator with two-step quantization process (Fig. 2) is based on dividing the AD conversion into two steps, which makes the internal quantization feasible with much higher resolution than with conventional solution. The all operations, like integration, AD and DA conversions have to be executed at the same time in ΣΔ modulators. If any operation takes significantly longer time than the others, it will limit the speed and consequently dynamic range. A flash-type converter with M-bits resolution performs the first coarse conversion (ADC1). Difference between the coarse conversion result and the sampled loop filter output is amplified by the DAC, and the error is AD converted by an Nbit flash converter ADC2. The outputs from two stages are added digitally, resulting in feedback word M+N bits (Lindfors et al., 2001) .
Expressions of STF and NTF are written as
Internal ADC1 and ADC2 are represented by flash-type converters (Fig. 3 8-bit converters having a reasonable die size and consuming moderate power are available. For example, increasing the resolution to 10 bits increases the die size and power dissipation roughly four times. In practice, there is a limit to the power dissipation at the same level as the 8-bit unit. ΣΔ modulator nonidealities. The main nonidealities of this circuit which are considered in this paper are the following (Bourdopoulos et al., 2003) , (Malcovati et al., 2000) : clock jitter at input sampler, switch thermal noise in the SC structure, operational amplifier noise, operational amplifier finite gain, operational amplifier BW, operational amplifier SR, operational amplifier saturation voltages. The use of the SC technique for the implementation means that all the blocks in an SC ΣΔ modulator are properly synchronized. Using the building blocks presented in the following sections, the simulation of any SC ΣΔ modulator is possible. The basic concept of the proposed simulation environment is the evaluation of the output samples in the time domain. The nonidealities listed above produce a deviation of the output samples from their ideal values. The overall performance of the ΣΔ modulator is then evaluated in the frequency domain after proper fast Fourier transform (FFT) of the output samples.
TWO-STEP QUANTIZER
Proposed architecture. To avoid some of problems encountered with a full-flash converter, the two-step architecture was developed (Fig. 4) . This two-step method uses a coarse and fine quantization to increase the resolution of the converter ( Van de Plassche et al., 2003) . Accuracy issues related to the two-step internal quantizer. The overall accuracy of the converter is dependent on the first ADC. The second flash should have only the accuracy of a stand-alone Flash converter. This means that an 8-bit two-step internal quantizer contains two 4-bit Flash converters, the 
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second Flash needs only to have the resolution of a 4-bit, which is not difficult to achieve. However, the first 4-bit Flash should have the accuracy of an 8-bit Flash, meaning that the worstcase INL and DNL for the first bit Flash must be less then ±½ LSB for an 8-bit ADC. Thus, the resistor matching and comparators contained in the first ADC must posses the accuracy of the overall converter. The DAC must also be accurate to within the resolution of the ADC.
MATLAB model of two-step internal quantizer.
The model of two-step quantization converter bit is shown in Fig. 5 . This model of two-step quantization converter was designed and simulated in MATLAB SIMULINK. The symbol of two-step quantization converter is shown in Fig. 6 . Constants (2) have to be correctly set for two stepquantization process. 
MATLAB MODEL OF MODULATOR
Model topology. Real model of novel multibit SC ΣΔ modulator with two-step quantization process is shown in Fig. 8 .
Simulation and results. The internal resolution of two-step quantization converter was set to 8 bits (4+4 bits) for all calculation of SNR. Output spectrum of proposed modulator is shown in Fig. 9 .
CONCLUSION
In this paper, we presented a model of proposed ΣΔ modulator implemented in the MATLAB SIMULINK environment suitable for time domain behavioral simulations of SC ΣΔ modulators. Specification of the ΣΔ converter is shown in TABLE I. The output resolution requirement of ΣΔ converter is 16 bits. We obtained ENOB = 16.38 bits while modeling of real model of novel SC ΣΔ modulator with two-step quantization process including all nonidealities. ΣΔ converter requirements were realized. The comparison of ideal and real model of novel sigma-delta architecture is described in this paper. The next step will be a design and modeling of novel SC ΣΔ converter in CMOS 0.35 μm technology in CADENCE software. In future we will use compensation technique CDS in switchedcapacitor integrator design and dynamic element matching in DA converters design for two-step quantization converter.
